A 0.35 µ m Shallow SIMOX/CMOS Process Integration

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Handōtai-Shūseki-Kairo-Gijutsu-Shinpojiumu (52 : 1997 : Osaka) 52. Handōtai Shuseki Kairo Gijutsu Shinpojiumu Kōen Ronbunshū
1. Verfasser: Urabe, S. (VerfasserIn)
Weitere Verfasser: Kaneko, S. (VerfasserIn), Naka, T. (VerfasserIn), Adan, A. O. (VerfasserIn), Kagisawa, A. (VerfasserIn)
Pages:52
Format: UnknownFormat
Sprache:jpn
Veröffentlicht: 1997
Schlagworte:
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Titel Jahr Verfasser
High Performance Multilevel Interconnects Featured by Cu-dual-damascene in Low k, Organic Films 1997 Hayashi, Y.
Production Etching of Dielectrics and Metals for High Density Ferroelectric FeRAM and DRAM Applications 1997 Hambalek, S.
Dielectric Planarization using Mn2O3 Slurry 1997 Kishii, S.
Integration of Copper Metallization with Bulk and SIMOX CMOS Device Technology 1997 Evans, D. R.
Electromigration in W Plug, Al Filled, and Cu Filled Vias 1997 Kawasaki, H.
Current Issues and Prospects of Low-k Film Deposition Technology by HDP-CVD 1997 Tribura, D.
Process Integration of SrBi2Ta2O9 Ferroelectric Capacitors 1997 Judai, Y.
Plasma Doping 1997 Mizuno, B.
Development of the Ion Source for Ultra-Shallow Junction Ion Implantation System 1997 Sakai, S.
Key Issues and Advances in CMP Technology for Inter-Level Dielectrics 1997 Jairath, R.
Current Issues and Prospects of W, Al and Cu CMP Technology 1997 Oliver, M. R.
Study on High-speed Semi-rigid Abrasive Process for ILD Planarization 1997 Sato, S.
Low k Dielectric Materials for ULSI Interconnects: Materials Science Issues 1997 Ryan, E. T.
Characterization of SiOF Semiconductor Interlayer Insulator by Infrared Spectroscopy 1997 Nagai, N.
Effect of Insulator Surface Roughness on Al-alloy Film Properties in Al-alloy/Ti Layered Structure 1997 Narita, T.
Impact of Electrostatic Chuck Performance on HDPCVD SiO2 Films 1997 Kyong, P.
0.35 µ m Large-Scale SOI Gate Array using Field Shield Isolation Technology 1997 Maeda, S.
A Novel 0.25 µ m Logic ın DRAM Process Utilizing Buried Metal on Diffusion Layer(BMD) Techniques 1997 Ouchi, N.
A 0.35 µ m Shallow SIMOX/CMOS Process Integration 1997 Urabe, S.
Current Progress in SOI Technology 1997 Izumi, K.
Alle Artikel auflisten