Low-power design of nanometer FPGAs : architecture and EDA

Low-power design of nanometer FPGAs architecture and EDA

FPGA overview : architecture and CAD -- Power dissipation in modern FPGAs -- Power estimation in FPGAs -- Dynamic power reduction techniques in FPGAs -- Leakage power reduction in FPGAs using MTCMOS techniques -- Leakage power reduction in FPGAs through input pin reordering.

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Hassan, Hassan (VerfasserIn)
Weitere Verfasser: Anis, Mohab (VerfasserIn)
Format: UnknownFormat
Sprache:eng
Veröffentlicht: Amsterdam, Heidelberg u.a. Elsevier c 2010
Schriftenreihe:The Morgan Kaufmann series in systems on silicon
Schlagworte:
Field programmable gate arrays > Computer-aided design > Nanoelectromechanical systems > Low voltage integrated circuits > Integrated circuits > Very large scale integration > Field programmable gate array > Logischer Entwurf > Nanometerbereich > Niedrige Energie
Online Zugang:Inhaltsverzeichnis
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:FPGA overview : architecture and CAD -- Power dissipation in modern FPGAs -- Power estimation in FPGAs -- Dynamic power reduction techniques in FPGAs -- Leakage power reduction in FPGAs using MTCMOS techniques -- Leakage power reduction in FPGAs through input pin reordering.
FPGA overview : architecture and CAD -- Power dissipation in modern FPGAs -- Power estimation in FPGAs -- Dynamic power reduction techniques in FPGAs -- Leakage power reduction in FPGAs using MTCMOS techniques -- Leakage power reduction in FPGAs through input pin reordering
Beschreibung:XIV, 241 S.
Ill., graph. Darst.
24 cm
ISBN:0123744385
0-12-374438-5
9780123744388
978-0-12-374438-8