| Judiciously Spreading Approximation Among Arithmetic Components with Top-Down Inexact Hardware Design
|
2020 |
Ansaloni, Giovanni |
| SysIDLib: A High-Level Synthesis FPGA Library for Online System Identification
|
2020 |
Akgün, Gökhan |
| RISC-V Based MPSoC Design Exploration for FPGAs: Area, Power and Performance
|
2020 |
Ali, Muhammad |
| FPGA-Based Computational Fluid Dynamics Simulation Architecture via High-Level Synthesis Design Method
|
2020 |
Du, Changdao |
| Implementing CNNs Using a Linear Array of Full Mesh CGRAs
|
2020 |
Mário, Valter |
| StocNoC: Accelerating Stochastic Models Through Reconfigurable Network on Chip Architectures
|
2020 |
Zhanbolatov, Arshyn |
| Improving Performance Estimation for FPGA-Based Accelerators for Convolutional Neural Networks
|
2020 |
Ferianc, Martin |
| Accuracy, Training Time and Hardware Efficiency Trade-Offs for Quantized Neural Networks on FPGAs
|
2020 |
Bacchus, Pascal |
| Optimal and Greedy Heuristic Approaches for Scheduling and Mapping of Hardware Tasks to Reconfigurable Computing Devices
|
2020 |
Guettatfi, Zakarya |
| HLS-Based Acceleration Framework for Deep Convolutional Neural Networks
|
2020 |
Misra, Ashish |
| A Modular Software Library or Effective High Level Synthesis of Convolutional Neural Networks
|
2020 |
Hernandez, Hector Gerardo Munoz |
| Reconfigurable Accelerator for On-Board SAR Imaging Using the Backprojection Algorithm
|
2020 |
Duarte, Rui P. |
| Chisel Usecase: Designing General Matrix Multiply for FPGA
|
2020 |
Ferres, Bruno |
| Cycle-Accurate Debugging of Embedded Designs Using Recurrent Neural Networks
|
2020 |
Khan, Habib ul Hasan |
| Optimising Operator Sets for Analytical Database Processing on FPGAs
|
2020 |
Drewes, Anna |
| Cross-layer CNN Approximations for Hardware Implementation
|
2020 |
Ali, Karim M. A. |
| Exploring FPGA Optimizations to Compute Sparse Numerical Linear Algebra Kernels
|
2020 |
Favaro, Federico |
| A Block-Based Systolic Array on an HBM2 FPGA for DNA Sequence Alignment
|
2020 |
Abdelhamid, Riadh Ben |
| A Parameterisable FPGA-Tailored Architecture for YOLOv3-Tiny
|
2020 |
Yu, Zhewen |
| Implementation of FM-Index Based Pattern Search on a Multi-FPGA System
|
2020 |
Ullah, M. M. Imdad |
Tag hinzufügen