Implementing CNNs Using a Linear Array of Full Mesh CGRAs

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	ARC (16. : 2020 : Online) Applied reconfigurable computing
1. Verfasser:	Mário, Valter (VerfasserIn)
Weitere Verfasser:	Lopes, João D. (VerfasserIn), Véstias, Mário (VerfasserIn), Sousa, José T. de (VerfasserIn)
Format:	UnknownFormat
Sprache:	eng
Veröffentlicht:	2020
Schlagworte:
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Bestellen

Titel	Jahr	Verfasser
Automated Toolchain for Enhanced Productivity in Reconfigurable Multi-accelerator Systems	2020	Ortiz, Alberto
Soft-Error Analysis of Self-reconfiguration Controllers for Safety Critical Dynamically Reconfigurable FPGAs	2020	Bozzoli, Ludovica
Accelerating a Classic 3D Video Game on Heterogeneous Reconfigurable MPSoCs	2020	Suriano, Leonardo
Resource Efficient Dynamic Voltage and Frequency Scaling on Xilinx FPGAs	2020	Akgün, Gökhan
Technique for Vendor and Device Agnostic Hardware Area-Time Estimation	2020	Wijesundera, Deshya
A CGRA Definition Framework for Dataflow Applications	2020	Charitopoulos, George
High-Level Synthesis in Implementing and Benchmarking Number Theoretic Transform in Lattice-Based Post-Quantum Cryptography Using Software/Hardware Codesign	2020	Nguyen, Duc Tri
Comparison of Direct and Indirect Networks for High-Performance FPGA Clusters	2020	Mondigo, Antoniette
Judiciously Spreading Approximation Among Arithmetic Components with Top-Down Inexact Hardware Design	2020	Ansaloni, Giovanni
SysIDLib: A High-Level Synthesis FPGA Library for Online System Identification	2020	Akgün, Gökhan
RISC-V Based MPSoC Design Exploration for FPGAs: Area, Power and Performance	2020	Ali, Muhammad
FPGA-Based Computational Fluid Dynamics Simulation Architecture via High-Level Synthesis Design Method	2020	Du, Changdao
Implementing CNNs Using a Linear Array of Full Mesh CGRAs	2020	Mário, Valter
StocNoC: Accelerating Stochastic Models Through Reconfigurable Network on Chip Architectures	2020	Zhanbolatov, Arshyn
Chisel Usecase: Designing General Matrix Multiply for FPGA	2020	Ferres, Bruno
Cycle-Accurate Debugging of Embedded Designs Using Recurrent Neural Networks	2020	Khan, Habib ul Hasan
Optimising Operator Sets for Analytical Database Processing on FPGAs	2020	Drewes, Anna
Cross-layer CNN Approximations for Hardware Implementation	2020	Ali, Karim M. A.
Exploring FPGA Optimizations to Compute Sparse Numerical Linear Algebra Kernels	2020	Favaro, Federico
A Block-Based Systolic Array on an HBM2 FPGA for DNA Sequence Alignment	2020	Abdelhamid, Riadh Ben

Alle Artikel auflisten