Integrating Side Channel Security in the FPGA Hardware Design Flow

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	COSADE (11. : 2020 : Online) Constructive side-channel analysis and secure design
1. Verfasser:	Barenghi, Alessandro (VerfasserIn)
Weitere Verfasser:	Brevi, Matteo (VerfasserIn), Fornaciari, William (VerfasserIn), Pelosi, Gerardo (VerfasserIn), Zoni, Davide (VerfasserIn)
Format:	UnknownFormat
Sprache:	eng
Veröffentlicht:	2021
Schlagworte:
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Titel	Jahr	Verfasser
Single-Trace Side-Channel Analysis on Polynomial-Based MAC Schemes	2021	Ueno, Rei
A Template Attack to Reconstruct the Input of SHA-3 on an 8-Bit Device	2021	You, Shih-Chun
Scatter: a Missing Case?	2021	Zhou, Yuanyuan
Custom Instruction Support for Modular Defense Against Side-Channel and Fault Attacks	2021	Kiaei, Pantea
Integrating Side Channel Security in the FPGA Hardware Design Flow	2021	Barenghi, Alessandro
Leakage-Resilient Authenticated Encryption from Leakage-Resilient Pseudorandom Functions	2021	Krämer, Juliane
Persistent Fault Analysis with Few Encryptions	2021	Carre, Sebastien
Online Performance Evaluation of Deep Learning Networks for Profiled Side-Channel Analysis	2021	Robissout, Damien
Kilroy Was Here: The First Step Towards Explainability of Neural Networks in Profiled Side-Channel Analysis	2021	Valk, Daan van der
Processor Anchor to Increase the Robustness Against Fault Injection and Cyber Attacks	2021	Danger, and Jean-Luc
Self-secured PUF: Protecting the Loop PUF by Masking	2021	Tebelmann, Lars
Wavelet Scattering Transform and Ensemble Methods for Side-Channel Analysis	2021	Destouet, Gabriel
On the Implementation Efficiency of Linear Regression-Based Side-Channel Attacks	2021	Ouladj, Maamar
Augmenting Leakage Detection Using Bootstrapping	2021	Yao, Yuan
Security Assessment of White-Box Design Submissions of the CHES 2017 CFT Challange	2021	Bock, Estuardo Alpirez