Satellite Onboard Data Reduction Using a Risc-V Core Inside an RTG4-Based Data Processing Pipeline

Satellite Onboard Data Reduction Using a Risc-V Core Inside an RTG4-Based Data Processing Pipeline

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:ARCS (33. : 2020 : Online) Architecture of computing systems - ARCS 2020
1. Verfasser: Bozic, Gasper Skvarc (VerfasserIn)
Weitere Verfasser: Unterlinner, Thomas (VerfasserIn), Eraerds, Tanja (VerfasserIn), Ott, Sabine (VerfasserIn), Plattner, Markus (VerfasserIn)
Pages:2020
Format: UnknownFormat
Sprache:eng
Veröffentlicht: 2020
Schlagworte:
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Titel Jahr Verfasser
Approximate Data Dependence Profiling Based on Abstract Interval and Congruent Domains 2020 Abbas, Mostafa
X-CEL: A Method to Estimate Near-Memory Acceleration Potential in Tile-Based MPSoCs 2020 Rheindt, Sven
Scaling Logic Locking Schemes to Multi-module Hardware Designs 2020 Sisejkovic, Dominik
Scalable, Decentralized Battery Management System Based on Self-organizing Nodes 2020 Reindl, Andrea
Accelerating Real-Time Applications with Predictable Work-Stealing 2020 Fritz, Florian
An Architecture for Solving the Eigenvalue Problem on Embedded FPGAs 2020 Burger, Alwyn
3D Optimisation of Software Application Mappings on Heterogeneous MPSoCs 2020 Führ, Gereon
Towards a Priority-Based Task Distribution Strategy for an Artificial Homone System 2020 Hutter, Eric
He..ro DB: A Concept for Parallel Data Processing on Heterogeneous Hardware 2020 Müller, Michael
Exploration of Power Domain Partitioning with Concurrent Task Mapping and Scheduling for Application-Specific Multi-core SoCs 2020 Wang, Bo
Equally Distributed Bus-Communication Access Rights for Inter MCU Communication Using Multimaster SPI 2020 Dentgen, Manuel
Satellite Onboard Data Reduction Using a Risc-V Core Inside an RTG4-Based Data Processing Pipeline 2020 Bozic, Gasper Skvarc
On the Evaluation of SEU Effects on AXI Interconnect Within AP-SoCs 2020 Sio, Corrado De
Evaluating Dynamic Task Scheduling with Priorities and Adaptive Aging in a Task-Based Runtime System 2020 Becker, Thomas
ECC Memory for Fault Tolerant RISC-V Processors 2020 Dörflinger, Alexander
Investigating Transactional Memory for High Performance Embedded System 2020 Piatka, Christian
Engineering an Optimized Instruction Set Architecture for AMIDAR Processors 2020 Schwarz, Alexander
Security Improvements by Separating the Cryptographic Protocol from the Network Stack onto a Multi-MCU Architecture 2020 Frauenschläger, Tobias
Alle Artikel auflisten