Enabler-based synchronizer model for clock domain crossing static verification
Gespeichert in:
| Veröffentlicht in: | Languages, design methods, and tools for electronic system design |
|---|---|
| 1. Verfasser: | |
| Weitere Verfasser: | , , |
| Format: | UnknownFormat |
| Sprache: | eng |
| Veröffentlicht: |
2016
|
| Schlagworte: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Tag hinzufügen | Titel | Jahr | Verfasser |
|---|---|---|
| Foreword | 2016 | Drechsler, Rolf |
| A special-purpose language for implementing pipelined FPGA-based accelerators | 2016 | de Oliveira, Cristiano B. |
| Enabler-based synchronizer model for clock domain crossing static verification | 2016 | Kebaili, M. |
| Building a dynamically reconfigurable system through a high-level development flow | 2016 | de la Fuente, David |
| A system-level power model for AMS-circuits | 2016 | Pan, Xiao |
| Standard compliant co-simulation models for verification of automotive embedded systems | 2016 | Krammer, Martin |
| Virtual hardware-in-the-loop co-simulation for multi-domain automotive systems via the functional mock-up interface | 2016 | Bücs, Róbert Lajos |
| Temporal decoupling with error-bounded predicitive quantum control | 2016 | Gläser, Georg |
| SystemC-AMS simulation of conversative behavioral descriptions | 2016 | Vinco, Sara |