3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model

von Poittevin, Arnaud
Veröffentlicht in IFIP/IEEE International Conference on Very Large Scale Integration (28. : 2020 : Online) VLSI-SoC: design trends (2021)