Reduction Method of Number of Electromagnetic Simulation Times for Estimationg Output Voltage at Hard Open TSV in 3D IC

von Haraguchi, Ei
Veröffentlicht in 2013 IEEE CPMT Symposium Japan (formerly VLSI Packaging Workshop of Japan) (2013)